

October 1987 Revised January 1999

### CD4020BC • CD4040BC • CD4060BC

- 14-Stage Ripple Carry Binary Counters •
- 12-Stage Ripple Carry Binary Counters •
- 14-Stage Ripple Carry Binary Counters

### **General Description**

The CD4020BC, CD4060BC are 14-stage ripple carry binary counters, and the CD4040BC is a 12-stage ripple carry binary counter. The counters are advanced one count on the negative transition of each clock pulse. The counters are reset to the zero state by a logical "1" at the reset input independent of clock.

### **Features**

- Wide supply voltage range: 1.0V to 15V
- High noise immunity: 0.45 V<sub>DD</sub> (typ.)
- Low power TTL compatibility: Fan out of 2 driving 74L
- or 1 driving 74LS
- Medium speed operation: 8 MHz typ. at  $V_{DD} = 10V$
- Schmitt trigger clock input


### **Ordering Code:**

Order Number	Package Number	Package Description
CD4020BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4020BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
CD4040BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4040BCSJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
CD4040BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
CD4060BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4060BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


### **Connection Diagrams**

Pin Assignments for DIP and SOIC CD4020BC 010




#### Pin Assignments for DIP, SOIC and SOP **CD4040BC**





### **CD4060B Typical Oscillator Connections**



### Absolute Maximum Ratings(Note 1)

(Note 2)

Package Dissipation (P<sub>D</sub>)

Dual-In-Line 700 mW Small Outline 500 mW

Lead Temperature (T<sub>L</sub>)

(Soldering, 10 seconds) 260°C

## Recommended Operating Conditions

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.

Note 2: V<sub>SS</sub> = 0V unless otherwise specified.

### DC Electrical Characteristics (Note 2)

Symbol	Parameter	Conditions	-40°C		+25°C			+85°C		Units
Syllibol	raiailletei	Conditions	Min	Max	Min	Тур	Max	Min	Max	Ullis
I <sub>DD</sub>	Quiescent Device Current	$V_{DD} = 5V$ , $V_{IN} = V_{DD}$ or $V_{SS}$		20			20		150	μА
		$V_{DD} = 10V$ , $V_{IN} = V_{DD}$ or $V_{SS}$		40			40		300	μΑ
		$V_{DD} = 15V$ , $V_{IN} = V_{DD}$ or $V_{SS}$		80			80		600	μΑ
V <sub>OL</sub>	LOW Level Output Voltage	$V_{DD} = 5V$		0.05		0	0.05		0.05	V
		$V_{DD} = 10V$		0.05		0	0.05		0.05	V
		$V_{DD} = 15V$		0.05		0	0.05		0.05	V
V <sub>OH</sub>	HIGH Level Output Voltage	$V_{DD} = 5V$	4.95		4.95	5		4.95		V
		$V_{DD} = 10V$	9.95		9.95	10		9.95		V
		$V_{DD} = 15V$	14.95		14.95	15		14.95		V
V <sub>IL</sub>	LOW Level Input Voltage	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$		1.5		2	1.5		1.5	V
		$V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$		3.0		4	3.0		3.0	V
		$V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$		4.0		6	4.0		4.0	V
V <sub>IH</sub>	HIGH Level Input Voltage	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$	3.5		3.5	3		3.5		V
		$V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$	7.0		7.0	6		7.0		V
		$V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$	11.0		11.0	9		11.0		V
l <sub>OL</sub>	LOW Level Output Current	$V_{DD} = 5V, V_{O} = 0.4V$	0.52		0.44	0.88		0.36		mA
	(Note 3)	$V_{DD} = 10V, V_{O} = 0.5V$	1.3		1.1	2.25		0.9		mA
		$V_{DD} = 15V, V_{O} = 1.5V$	3.6		3.0	8.8		2.4		mA
loh	HIGH Level Output Current	$V_{DD} = 5V, V_{O} = 4.6V$	-0.52		-0.44	-0.88		-0.36		mA
	(Note 3)	$V_{DD} = 10V, V_{O} = 9.5V$	-1.3		-1.1	-2.25		-0.9		mA
		$V_{DD} = 15V, V_{O} = 13.5V$	-3.6		-3.0	-8.8		-2.4		mA
I <sub>IN</sub>	Input Current	$V_{DD} = 15V, V_{IN} = 0V$		-0.30		-10 <sup>-5</sup>	-0.30		-1.0	μΑ
		$V_{DD} = 15V, V_{IN} = 15V$		0.30		10 <sup>-5</sup>	0.30		1.0	μΑ

Note 3: Data does not apply to oscillator points  $\phi_0$  and  $\overline{\phi_0}$  of CD4060BC. I<sub>OH</sub> and I<sub>OL</sub> are tested one output at a time.

# $\begin{tabular}{lll} \textbf{AC Electrical Characteristics} & (Note 4) \\ \textbf{CD4020BC, CD4040BC T}_A = 25\,^{\circ}\text{C, C}_L = 50 \ pF, R}_L = 200 \ k, t_r = t_f = 20 \ ns, unless otherwise noted \\ \end{tabular}$


Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PHL1</sub> , t <sub>PLH1</sub>	Propagation Delay Time to Q <sub>1</sub>	$V_{DD} = 5V$		250	550	ns
		$V_{DD} = 10V$		100	210	ns
		$V_{DD} = 15V$		75	150	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Interstage Propagation Delay Time	$V_{DD} = 5V$		150	330	ns
	from Q <sub>n</sub> to Q <sub>n+1</sub>	$V_{DD} = 10V$		60	125	ns
		$V_{DD} = 15V$		45	90	ns
t <sub>THL</sub> , t <sub>TLH</sub>	Transition Time	$V_{DD} = 5V$		100	200	ns
		$V_{DD} = 10V$		50	100	ns
		$V_{DD} = 15V$		40	80	ns
t <sub>WL</sub> , t <sub>WH</sub>	Minimum Clock Pulse Width	$V_{DD} = 5V$		125	335	ns
		$V_{DD} = 10V$		50	125	ns
		$V_{DD} = 15V$		40	100	ns
t <sub>rCL</sub> , t <sub>fCL</sub>	Maximum Clock Rise and Fall Time	$V_{DD} = 5V$			No Limit	ns
		$V_{DD} = 10V$			No Limit	ns
		$V_{DD} = 15V$			No Limit	ns
f <sub>CL</sub>	Maximum Clock Frequency	$V_{DD} = 5V$	1.5	4		MHz
		$V_{DD} = 10V$	4	10		MHz
		$V_{DD} = 15V$	5	12		MHz
t <sub>PHL(R)</sub>	Reset Propagation Delay	$V_{DD} = 5V$		200	450	ns
		$V_{DD} = 10V$		100	210	ns
		$V_{DD} = 15V$		80	170	ns
t <sub>WH(R)</sub>	Minimum Reset Pulse Width	$V_{DD} = 5V$		200	450	ns
		$V_{DD} = 10V$		100	210	ns
		$V_{DD} = 15V$		80	170	ns
C <sub>IN</sub>	Average Input Capacitance	Any Input		5	7.5	pF
C <sub>PD</sub>	Power Dissipation Capacitance			50		pF

Note 4: AC Parameters are guaranteed by DC correlated testing.


# AC Electrical Characteristics (Note 5) CD4060BC $T_A = 25^{\circ}C$ , $C_L = 50$ pF, $R_L = 200$ k, $t_r = t_f = 20$ ns, unless otherwise noted

t <sub>PHL4</sub> , t <sub>PLH4</sub> Propagation Delay Time to Q <sub>4</sub> V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V     550 200     1300 400     ns ns ns ns ns       t <sub>PHL</sub> , t <sub>PLH</sub> Interstage Propagation Delay Time from Q <sub>n</sub> to Q <sub>n+1</sub> V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V     150 45     330 90 90 90 90 90     ns ns ns       t <sub>THL</sub> , t <sub>TLH</sub> Transition Time     V <sub>DD</sub> = 10V V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V     100 40 80 80 80     200 80 90     ns ns       t <sub>WL</sub> , t <sub>WH</sub> Minimum Clock Pulse Width     V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V     170 85     500 125 170 170 170 170 170 170 170 170 170 170	Symbol	Parameter	Conditions	Min	Тур	Max	Units
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>PHL4</sub> , t <sub>PLH4</sub>	Propagation Delay Time to Q <sub>4</sub>	$V_{DD} = 5V$		550	1300	ns
tpHL, tpLH     Interstage Propagation Delay Time from Qn to Qn+1     VDD = 5V VDD = 10V VDD = 15V     150     330     ns       tTHL, tTLH     Transition Time     VDD = 5V VDD = 5V VDD = 10V VDD = 15V     100     200     ns       tWL, tWH     Minimum Clock Pulse Width     VDD = 5V VDD = 15V     170     500     ns       tWL, tVH     Maximum Clock Rise and Fall Time VDD = 15V VDD = 15V     65     170     ns       tCL, tCL     Maximum Clock Rise and Fall Time VDD = 5V VDD = 15V     No Limit ns     No Limit ns       tCL     Maximum Clock Frequency     VDD = 5V VDD = 15V     1     3     MHz       tPHL(R)     Reset Propagation Delay     VDD = 5V VDD = 15V     1     3     MHz       tPHL(R)     Reset Propagation Delay     VDD = 5V VDD = 15V     200     450     ns       tWH(R)     Minimum Reset Pulse Width     VDD = 5V VDD = 15V     200     450     ns       tWH(R)     Minimum Reset Pulse Width     VDD = 5V VDD = 15V     200     450     ns       tWH(R)     Minimum Reset Pulse Width     VDD = 5V VDD = 15V     200     450     ns			$V_{DD} = 10V$		250	525	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			V <sub>DD</sub> = 15V		200	400	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>PHL</sub> , t <sub>PLH</sub>	Interstage Propagation Delay Time	$V_{DD} = 5V$		150	330	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		from Q <sub>n</sub> to Q <sub>n+1</sub>	$V_{DD} = 10V$		60	125	ns
Vode			V <sub>DD</sub> = 15V		45	90	ns
t <sub>WL</sub> , t <sub>WH</sub> Minimum Clock Pulse Width     V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V     170 65     500 170 170     ns       t <sub>rCL</sub> , t <sub>rCL</sub> Maximum Clock Rise and Fall Time V <sub>DD</sub> = 15V     V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V     No Limit No Limit ns     ns       f <sub>CL</sub> Maximum Clock Frequency     V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 10V     1     3     MHz MHz       t <sub>PHL(R)</sub> Reset Propagation Delay     V <sub>DD</sub> = 5V V <sub>DD</sub> = 15V     4     10     MHz MHz       t <sub>WH(R)</sub> Minimum Reset Pulse Width     V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V     200 450 80     450 170     ns       t <sub>WH(R)</sub> Minimum Reset Pulse Width     V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V     200 450     ns       t <sub>WH(R)</sub> Minimum Reset Pulse Width     V <sub>DD</sub> = 5V V <sub>DD</sub> = 15V     200 450     ns       t <sub>WH</sub> (R)     Average Input Capacitance     Any Input     5     7.5     pF	t <sub>THL</sub> , t <sub>TLH</sub>	Transition Time	$V_{DD} = 5V$		100	200	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			$V_{DD} = 10V$		50	100	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			$V_{DD} = 15V$		40	80	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>WL</sub> , t <sub>WH</sub>	Minimum Clock Pulse Width	$V_{DD} = 5V$		170	500	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			$V_{DD} = 10V$		65	170	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			$V_{DD} = 15V$		50	125	ns
VDD = 15V     No Limit     ns       f <sub>CL</sub> Maximum Clock Frequency     VDD = 5V     1     3     MHz       VDD = 10V     3     8     MHz     MHz       VDD = 15V     4     10     MHz       MHz     VDD = 5V     200     450     ns       VDD = 10V     100     210     ns       VDD = 15V     80     170     ns       tWH(R)     VDD = 5V     200     450     ns       VDD = 10V     100     210     ns       VDD = 10V     100     210     ns       VDD = 15V     80     170     ns <t< td=""><td>t<sub>rCL</sub>, t<sub>fCL</sub></td><td>Maximum Clock Rise and Fall Time</td><td><math>V_{DD} = 5V</math></td><td></td><td></td><td>No Limit</td><td>ns</td></t<>	t <sub>rCL</sub> , t <sub>fCL</sub>	Maximum Clock Rise and Fall Time	$V_{DD} = 5V$			No Limit	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			$V_{DD} = 10V$			No Limit	ns
Vode			$V_{DD} = 15V$			No Limit	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$f_{CL}$	Maximum Clock Frequency	$V_{DD} = 5V$	1	3		MHz
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			$V_{DD} = 10V$	3	8		MHz
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			$V_{DD} = 15V$	4	10		MHz
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>PHL(R)</sub>	Reset Propagation Delay	$V_{DD} = 5V$		200	450	ns
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			$V_{DD} = 10V$		100	210	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			$V_{DD} = 15V$		80	170	ns
$V_{DD} = 15V$ 80 170 ns $\overline{C}_{IN}$ Average Input Capacitance Any Input 5 7.5 pF	t <sub>WH(R)</sub>	Minimum Reset Pulse Width	$V_{DD} = 5V$		200	450	ns
C <sub>IN</sub> Average Input Capacitance Any Input 5 7.5 pF			$V_{DD} = 10V$		100	210	ns
			V <sub>DD</sub> = 15V		80	170	ns
C <sub>PD</sub> Power Dissipation Capacitance     50     pF	C <sub>IN</sub>	Average Input Capacitance	Any Input		5	7.5	pF
	C <sub>PD</sub>	Power Dissipation Capacitance			50		pF

Note 5: AC Parameters are guaranteed by DC correlated testing.



### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

### This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.

## National Semiconductor was acquired by Texas Instruments.

http://www.ti.com/corp/docs/investor\_relations/pr\_09\_23\_2011\_national\_semiconductor.html

This file is the datasheet for the following electronic components:

CD4040BCN-http://www.ti.com/product/cd4040bcn?HQS=TI-null-null-dscatalog-df-pf-null-wwe